abi_ppc64x.h 6.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195
  1. // Copyright 2023 The Go Authors. All rights reserved.
  2. // Use of this source code is governed by a BSD-style
  3. // license that can be found in the LICENSE file.
  4. // Macros for transitioning from the host ABI to Go ABI
  5. //
  6. // On PPC64/ELFv2 targets, the following registers are callee
  7. // saved when called from C. They must be preserved before
  8. // calling into Go which does not preserve any of them.
  9. //
  10. // R14-R31
  11. // CR2-4
  12. // VR20-31
  13. // F14-F31
  14. //
  15. // xcoff(aix) and ELFv1 are similar, but may only require a
  16. // subset of these.
  17. //
  18. // These macros assume a 16 byte aligned stack pointer. This
  19. // is required by ELFv1, ELFv2, and AIX PPC64.
  20. #define SAVE_GPR_SIZE (18*8)
  21. #define SAVE_GPR(offset) \
  22. MOVD R14, (offset+8*0)(R1) \
  23. MOVD R15, (offset+8*1)(R1) \
  24. MOVD R16, (offset+8*2)(R1) \
  25. MOVD R17, (offset+8*3)(R1) \
  26. MOVD R18, (offset+8*4)(R1) \
  27. MOVD R19, (offset+8*5)(R1) \
  28. MOVD R20, (offset+8*6)(R1) \
  29. MOVD R21, (offset+8*7)(R1) \
  30. MOVD R22, (offset+8*8)(R1) \
  31. MOVD R23, (offset+8*9)(R1) \
  32. MOVD R24, (offset+8*10)(R1) \
  33. MOVD R25, (offset+8*11)(R1) \
  34. MOVD R26, (offset+8*12)(R1) \
  35. MOVD R27, (offset+8*13)(R1) \
  36. MOVD R28, (offset+8*14)(R1) \
  37. MOVD R29, (offset+8*15)(R1) \
  38. MOVD g, (offset+8*16)(R1) \
  39. MOVD R31, (offset+8*17)(R1)
  40. #define RESTORE_GPR(offset) \
  41. MOVD (offset+8*0)(R1), R14 \
  42. MOVD (offset+8*1)(R1), R15 \
  43. MOVD (offset+8*2)(R1), R16 \
  44. MOVD (offset+8*3)(R1), R17 \
  45. MOVD (offset+8*4)(R1), R18 \
  46. MOVD (offset+8*5)(R1), R19 \
  47. MOVD (offset+8*6)(R1), R20 \
  48. MOVD (offset+8*7)(R1), R21 \
  49. MOVD (offset+8*8)(R1), R22 \
  50. MOVD (offset+8*9)(R1), R23 \
  51. MOVD (offset+8*10)(R1), R24 \
  52. MOVD (offset+8*11)(R1), R25 \
  53. MOVD (offset+8*12)(R1), R26 \
  54. MOVD (offset+8*13)(R1), R27 \
  55. MOVD (offset+8*14)(R1), R28 \
  56. MOVD (offset+8*15)(R1), R29 \
  57. MOVD (offset+8*16)(R1), g \
  58. MOVD (offset+8*17)(R1), R31
  59. #define SAVE_FPR_SIZE (18*8)
  60. #define SAVE_FPR(offset) \
  61. FMOVD F14, (offset+8*0)(R1) \
  62. FMOVD F15, (offset+8*1)(R1) \
  63. FMOVD F16, (offset+8*2)(R1) \
  64. FMOVD F17, (offset+8*3)(R1) \
  65. FMOVD F18, (offset+8*4)(R1) \
  66. FMOVD F19, (offset+8*5)(R1) \
  67. FMOVD F20, (offset+8*6)(R1) \
  68. FMOVD F21, (offset+8*7)(R1) \
  69. FMOVD F22, (offset+8*8)(R1) \
  70. FMOVD F23, (offset+8*9)(R1) \
  71. FMOVD F24, (offset+8*10)(R1) \
  72. FMOVD F25, (offset+8*11)(R1) \
  73. FMOVD F26, (offset+8*12)(R1) \
  74. FMOVD F27, (offset+8*13)(R1) \
  75. FMOVD F28, (offset+8*14)(R1) \
  76. FMOVD F29, (offset+8*15)(R1) \
  77. FMOVD F30, (offset+8*16)(R1) \
  78. FMOVD F31, (offset+8*17)(R1)
  79. #define RESTORE_FPR(offset) \
  80. FMOVD (offset+8*0)(R1), F14 \
  81. FMOVD (offset+8*1)(R1), F15 \
  82. FMOVD (offset+8*2)(R1), F16 \
  83. FMOVD (offset+8*3)(R1), F17 \
  84. FMOVD (offset+8*4)(R1), F18 \
  85. FMOVD (offset+8*5)(R1), F19 \
  86. FMOVD (offset+8*6)(R1), F20 \
  87. FMOVD (offset+8*7)(R1), F21 \
  88. FMOVD (offset+8*8)(R1), F22 \
  89. FMOVD (offset+8*9)(R1), F23 \
  90. FMOVD (offset+8*10)(R1), F24 \
  91. FMOVD (offset+8*11)(R1), F25 \
  92. FMOVD (offset+8*12)(R1), F26 \
  93. FMOVD (offset+8*13)(R1), F27 \
  94. FMOVD (offset+8*14)(R1), F28 \
  95. FMOVD (offset+8*15)(R1), F29 \
  96. FMOVD (offset+8*16)(R1), F30 \
  97. FMOVD (offset+8*17)(R1), F31
  98. // Save and restore VR20-31 (aka VSR56-63). These
  99. // macros must point to a 16B aligned offset.
  100. #define SAVE_VR_SIZE (12*16)
  101. #define SAVE_VR(offset, rtmp) \
  102. MOVD $(offset+16*0), rtmp \
  103. STVX V20, (rtmp)(R1) \
  104. MOVD $(offset+16*1), rtmp \
  105. STVX V21, (rtmp)(R1) \
  106. MOVD $(offset+16*2), rtmp \
  107. STVX V22, (rtmp)(R1) \
  108. MOVD $(offset+16*3), rtmp \
  109. STVX V23, (rtmp)(R1) \
  110. MOVD $(offset+16*4), rtmp \
  111. STVX V24, (rtmp)(R1) \
  112. MOVD $(offset+16*5), rtmp \
  113. STVX V25, (rtmp)(R1) \
  114. MOVD $(offset+16*6), rtmp \
  115. STVX V26, (rtmp)(R1) \
  116. MOVD $(offset+16*7), rtmp \
  117. STVX V27, (rtmp)(R1) \
  118. MOVD $(offset+16*8), rtmp \
  119. STVX V28, (rtmp)(R1) \
  120. MOVD $(offset+16*9), rtmp \
  121. STVX V29, (rtmp)(R1) \
  122. MOVD $(offset+16*10), rtmp \
  123. STVX V30, (rtmp)(R1) \
  124. MOVD $(offset+16*11), rtmp \
  125. STVX V31, (rtmp)(R1)
  126. #define RESTORE_VR(offset, rtmp) \
  127. MOVD $(offset+16*0), rtmp \
  128. LVX (rtmp)(R1), V20 \
  129. MOVD $(offset+16*1), rtmp \
  130. LVX (rtmp)(R1), V21 \
  131. MOVD $(offset+16*2), rtmp \
  132. LVX (rtmp)(R1), V22 \
  133. MOVD $(offset+16*3), rtmp \
  134. LVX (rtmp)(R1), V23 \
  135. MOVD $(offset+16*4), rtmp \
  136. LVX (rtmp)(R1), V24 \
  137. MOVD $(offset+16*5), rtmp \
  138. LVX (rtmp)(R1), V25 \
  139. MOVD $(offset+16*6), rtmp \
  140. LVX (rtmp)(R1), V26 \
  141. MOVD $(offset+16*7), rtmp \
  142. LVX (rtmp)(R1), V27 \
  143. MOVD $(offset+16*8), rtmp \
  144. LVX (rtmp)(R1), V28 \
  145. MOVD $(offset+16*9), rtmp \
  146. LVX (rtmp)(R1), V29 \
  147. MOVD $(offset+16*10), rtmp \
  148. LVX (rtmp)(R1), V30 \
  149. MOVD $(offset+16*11), rtmp \
  150. LVX (rtmp)(R1), V31
  151. // LR and CR are saved in the caller's frame. The callee must
  152. // make space for all other callee-save registers.
  153. #define SAVE_ALL_REG_SIZE (SAVE_GPR_SIZE+SAVE_FPR_SIZE+SAVE_VR_SIZE)
  154. // Stack a frame and save all callee-save registers following the
  155. // host OS's ABI. Fortunately, this is identical for AIX, ELFv1, and
  156. // ELFv2. All host ABIs require the stack pointer to maintain 16 byte
  157. // alignment, and save the callee-save registers in the same places.
  158. //
  159. // To restate, R1 is assumed to be aligned when this macro is used.
  160. // This assumes the caller's frame is compliant with the host ABI.
  161. // CR and LR are saved into the caller's frame per the host ABI.
  162. // R0 is initialized to $0 as expected by Go.
  163. #define STACK_AND_SAVE_HOST_TO_GO_ABI(extra) \
  164. MOVD LR, R0 \
  165. MOVD R0, 16(R1) \
  166. MOVW CR, R0 \
  167. MOVD R0, 8(R1) \
  168. MOVDU R1, -(extra)-FIXED_FRAME-SAVE_ALL_REG_SIZE(R1) \
  169. SAVE_GPR(extra+FIXED_FRAME) \
  170. SAVE_FPR(extra+FIXED_FRAME+SAVE_GPR_SIZE) \
  171. SAVE_VR(extra+FIXED_FRAME+SAVE_GPR_SIZE+SAVE_FPR_SIZE, R0) \
  172. MOVD $0, R0
  173. // This unstacks the frame, restoring all callee-save registers
  174. // as saved by STACK_AND_SAVE_HOST_TO_GO_ABI.
  175. //
  176. // R0 is not guaranteed to contain $0 after this macro.
  177. #define UNSTACK_AND_RESTORE_GO_TO_HOST_ABI(extra) \
  178. RESTORE_GPR(extra+FIXED_FRAME) \
  179. RESTORE_FPR(extra+FIXED_FRAME+SAVE_GPR_SIZE) \
  180. RESTORE_VR(extra+FIXED_FRAME+SAVE_GPR_SIZE+SAVE_FPR_SIZE, R0) \
  181. ADD $(extra+FIXED_FRAME+SAVE_ALL_REG_SIZE), R1 \
  182. MOVD 16(R1), R0 \
  183. MOVD R0, LR \
  184. MOVD 8(R1), R0 \
  185. MOVW R0, CR